



US Patent No. 5,342,806

AUG 01 2006

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re U.S. Patent No. 5,342,806  
Michio ASAHINA  
Serial No: 07/780,455  
Filed: October 22, 1991  
For: Method for Fabricating a  
Semiconductor Device having a  
Conductor Structure with a Plated  
Layer

Attorney Docket No. 81753.0079  
Customer No. 26021

cofc  
#54  
L.M.W.  
I hereby certify that this correspondence  
is being deposited with the United States  
Postal Service with sufficient postage as  
first class mail in an envelope addressed  
to:

ATTN: Certificate of Correction Branch  
Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450, on

July 28, 2006

Date of Deposit

Juanita Soberanis

Name

*Juanita Soberanis* 7/28/2006

Signature Date

**TRANSMITTAL LETTER**

ATTN: Certificate of Correction Branch  
Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

Dear Sir:

Transmitted herewith in the above-identified patent are the following:

- Request for Expedited Issuance of Certificate of Correction.  
 Certificate of Correction form PTO/SB/44.  
 Exhibits A-F.  
 Return Postcard.  
 The Commissioner is hereby authorized to charge any deficiencies of fees associated  
with this communication or credit any overpayment to Deposit Account No. 50-1314.  
A copy of this sheet is enclosed.

*Certificate*  
AUG 03 2006  
*of Correction*

Respectfully submitted,

HOGAN & HARTSON L.L.P.

Date: July 28, 2006

By: *Troy M. Schmelzer*  
Troy M. Schmelzer  
Registration No. 36,667  
Attorney for Applicant(s)

500 South Grand Avenue, Suite 1900  
Los Angeles, California 90071  
Telephone: 213-337-6700  
Facsimile: 213-337-6701

AUG 04 2006



## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re U.S. Patent No. 5,342,806

Michio ASAHIWA

Issued: August 30, 1994

Serial No. 07/780,455

Filed: October 22, 1991

For: Method for Fabricating a  
Semiconductor Device having a  
Conductor Structure with a Plated  
Layer

I hereby certify that this correspondence  
is being deposited with the United States  
Postal Service with sufficient postage as  
first class mail in an envelope addressed  
to:

ATTN: Certificate of Correction Branch  
Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450, on

July 28, 2006

Date of Deposit

Juanita Soberanis

Name

*Juanita Soberanis* 7/28/2006

Signature

Date

**REQUEST FOR EXPEDITED ISSUANCE OF  
CERTIFICATE OF CORRECTION**

ATTN: Certificate of Correction Branch  
Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

Dear Sir:

Correction of the captioned patent under 37 CFR 1.322 and MPEP 1480 is requested.

The text of the requested correction is set forth on the enclosed Certificate of Correction form (PTO/SB/444). The error in the captioned patent was incurred through the fault of the Office, the matter is clearly disclosed in the records of the Office, and this Request is accompanied by documentation that unequivocally supports the patentee's assertion that correction is needed. Accordingly, applicant has met the requirements for an expedited issuance of a Certificate of Correction under MPEP 1480.01 and respectfully requests same.

The errors in need of correction are in the text of claims 1 and 2 of the patent. Applicant has discovered that amendments made during prosecution and approved by the Examiner were not correctly entered into the claims of the issued patent. Issued claims 1 and 2 correspond to prosecuted claims 25 and 27 that were added as new claims in an amendment dated November 25, 1992 (Exhibit A). The original

text of new claims 25 and 27, as added to the application on November 25, 1992, is set forth below. For purposes of later discussion, claims 25 and 27 are set forth below with lines numbered and with the same line divisions (i.e., each line has the same text) as in the November 25, 1992 amendment.

| <b>Claim 25 (added on November 25, 1992)</b> |   |
|--|---|
| 1  | 25. A method of fabricating a semiconductor device, comprising the steps of:  |
| 2  | 3 providing a substrate having a doped semiconductor region and a gate wiring, forming a lower conductor structure, and forming an insulating layer overlying said lower structure and having at least one through opening extending to said lower conductor structure; and |
| 4  | 5   |
| 5  | 6   |
| 6  | 7   |
| 7  | 8   |
| 8  | 9 providing an upper conductor structure on the insulating layer and causing the upper conductor structure to be connected to the lower conductor structure via the through opening;  |
| 9  | 10  |
| 10   | 11  |
| 11   | 12  |
| 12   | 13 wherein each said step of forming a conductor structure is carried out by:   |
| 13   | 14  |
| 14   | 15 forming at least one layer of a metal, a   |
| 15   | 16 metal silicide, a metal nitride, a metal carbide, or a   |
| 16   | 17 conductive oxide film; and   |
| 17   | 18  |
| 18   | 19 performing a plating operation in order to form a metal plating layer on the at least one layer, so  |
| 19   | 20 that the metal plating layer adheres to the at least one layer.  |
| 20   | 21  |
| <b>Claim 27 (added on November 25, 1992)</b> |   |
| 1  | 27. A method of fabricating a semiconductor device, comprising the steps of:  |
| 2  | 3 providing a substrate having a doped semiconductor region, a gate wiring, a lower conductor structure, and an insulating layer overlying said lower structure and having at least one through opening extending to said lower conductor structure; and                    |
| 4  | 5   |
| 5  | 6   |
| 6  | 7   |
| 7  | 8 providing an upper conductor structure on the insulating layer and causing the upper conductor structure to be connected to the lower conductor structure via the through opening;  |
| 8  | 9   |
| 9  | 10  |
| 10   | 11  |
| 11   | 12 wherein said step of forming an upper conductor structure is carried out by:   |
| 12   | 13  |

|    |   |
|----|---|
| 14 | forming at least one layer of a metal, a                  |
| 15 | metal silicide, a metal nitride, a metal carbide, or a    |
| 16 | conductive oxide film;                                    |
| 17 | performing a plating operation in order to                |
| 18 | form a metal plating layer on the at least one layer, so  |
| 19 | that the metal plating layer adheres to the at least one  |
| 20 | layer; and  |
| 21 | after said step of performing a plating                   |
| 22 | operation, performing a thermal treatment in order to     |
| 23 | diffuse material from the plating layer into the at least |
| 24 | one layer.  |

An office action finally rejecting claims 25 and 27 was mailed on January 4, 1993. In response, applicant filed an amendment under 37 CFR 1.116 on March 31, 1993. In the March 31 amendment, which is attached as Exhibit B, claim 25 was amended and claim 27 was not amended. The amendments to claim 25 are set forth below, again with line numbering and line divisions matching those in the March 31 amendment:

| <b>Claim 25 (amended on March 31, 1993)</b> |   |
|---|---|
| 1   | 25. A method of fabricating a semiconductor                           |
| 2   | device, comprising the steps of:                                      |
| 3   | 4 providing a substrate having a doped semiconductor region           |
| 5   | 6 and a gate wiring, forming a lower conductor structure, and forming |
| 7   | an insulating layer overlying said lower structure and having at      |
| 8   | least one through opening extending to said lower conductor           |
| 9   | structure; and  |
| 10  | 11 forming an upper conductor structure on the insulating             |
| 11  | 12 layer and causing the upper conductor structure to be connected to |
| 12  | the lower conductor structure via the through opening;                |
| 13  | 14 wherein each said step of forming a conductor structure            |
| 14  | 15 is carried out by:   |
| 15  | 16 forming at least one layer of a metal, a metal                     |
| 16  | 17 silicide, a metal nitride, a metal carbide, or a conductive oxide  |
| 17  | 18 film; and  |
| 18  | 19 performing a plating operation in order to form a                  |
|   | 20 metal plating layer on the at least one layer, so that the metal   |
|   | 21 plating layer adheres to the at least one layer; <u>and</u>        |

|    |   |
|----|---|
| 19 | <u>wherein said steps of forming a lower conductor</u>                    |
| 20 | <u>structure and an upper conductor structure are carried out so that</u> |
| 21 | <u>the at least one layer of the upper conductor structure contacts</u>   |
| 22 | <u>the metal plating layer of the lower conductor structure.</u>          |

A Notice of Allowance, attached as Exhibit C, was mailed on April 16, 1993. The Notice of Allowance entered the March 31 amendment, and also included Examiner's amendments to claims 25 and 27 as follows:

Claim 25, line 4, after "structure", insert "which includes a metal plating layer".

Claim 25, line 5, after "structure", insert "and contacting metal plating layer".

Claim 25, line 8, after "structure", insert "which also includes a metal plating layer".

Claim 25, line 16, change "form a" to "form the".

Claim 27, line 5, after "structure", insert "which includes a metal plating layer".

Claim 27, line 6, after "structure", insert "and contacting metal plating layer".

It is clear that these line numbers refer to the line numbers of the most recent claim versions. In claim 25, for example, the first version of the claim (as added on November 25) does not include a "structure" in line 4 or a "form a" in line 16, as is required to carry out the Examiner's amendment. However, the lines of the second and latest version of claim 25 (as amended on March 31) correspond in all respects to the Examiner's amendment. There is only one version of claim 27 (as added on November 25), so the Examiner's amendment must apply to that version.

Applicant noticed two errors in the Examiner's amendment. Two of the proposed insertions lacked proper antecedent basis for "metal plating layer". To correct these errors, an amendment under 37 CFR 1.312 was filed on April 29, 1993 (Exhibit D). In the April 29 amendment, applicant requested that the Examiner's proposed insert at claim 25, line 5, be changed from --and contacting metal plating

layer,-- to --, and contacting the metal plating layer--, and that the Examiner's proposed insert at claim 27, line 6, be changed from --and contacting metal plating layer,-- to --, and contacting the metal plating layer--. A communication was mailed by the USPTO on September 2, 1993 indicating that the amendment under 37 CFR 1.312 was entered (Exhibit E).

The application subsequently issued as U.S. patent 5,342,806 on August 30, 1994 (Exhibit F). Set forth below for prosecuted claims 25 and 27 are the post-allowance amendments that should have been made in view of the Examiner's April 16 amendment and applicant's April 29 amendment, followed by issued claims 1 and 2 (corresponding to prosecuted claims 25 and 27) showing the amendments that were actually made.

| <b>Claim 25 (Showing Amendments that should have been Made)</b> |  |
|---|--|
| 1   | 25. A method of fabricating a semiconductor  |
| 2   | device, comprising the steps of:   |
| 3   | 4 providing a substrate having a doped semiconductor region  |
| 5   | 6 and a gate wiring, forming a lower conductor structure <u>which includes a metal plating layer</u> , and forming |
| 7   | an insulating layer overlying said lower structure, <u>and contacting the metal plating layer</u> and having at    |
| 8   | least one through opening extending to said lower conductor  |
| 9   | structure; and   |
| 10  | 11 forming an upper conductor structure <u>which also includes a metal plating layer</u> on the insulating         |
| 12  | layer and causing the upper conductor structure to be connected to   |
| 13  | 14 the lower conductor structure via the through opening;  |
| 15  | 16 wherein each said step of forming a conductor structure   |
| 16  | 17 is carried out by:  |
| 17  | 18 forming at least one layer of a metal, a metal  |
| 18  | 19 silicide, a metal nitride, a metal carbide, or a conductive oxide   |
| 19  | 20 film; and   |
| 20  | 21 performing a plating operation in order to form <u>a the</u>  |
| 21  | 22 metal plating layer on the at least one layer, so that the metal  |
| 22  | plating layer adheres to the at least one layer; and   |
| 23  | 24 wherein said steps of forming a lower conductor   |
| 24  | 25 structure and an upper conductor structure are carried out so that  |
| 25  | 26 the at least one layer of the upper conductor structure contacts  |
| 26  | 27 the metal plating layer of the lower conductor structure.   |

AUG 04 2006

| Issued Claim 1 (Showing Amendments that were actually Made)   |  |
|---|--|
| <p>1        1. A method of fabricating a semiconductor<br/>2        device, comprising the steps of:</p> <p>3                providing a substrate having a doped semiconductor region,<br/>4                and a gate wiring, forming a lower conductor structure, <u>and contacting the metal plating layer</u> and forming<br/>5                an insulating layer overlying said lower structure, <u>and contacting the metal plating layer</u> and having at<br/>6                least one through opening extending to said lower conductor<br/>7                structure; and</p> <p>8                forming an upper conductor structure <u>which also includes a metal plating layer</u> on the insulating<br/>9                layer and causing the upper conductor structure to be connected to<br/>10               the lower conductor structure via the through opening;</p> <p>11               wherein each said step of forming a conductor structure<br/>12               is carried out by:</p> <p>13               forming at least one layer of a metal, a metal<br/>14               silicide, a metal nitride, a metal carbide, or a conductive oxide<br/>15               film; and</p> <p>16               performing a plating operation in order to form <u>a the</u><br/>17               metal plating layer on the at least one layer, so that the metal<br/>18               plating layer adheres to the at least one layer; and</p> <p>19               wherein said steps of forming a lower conductor<br/>20               structure and an upper conductor structure are carried out so that<br/>21               the at least one layer of the upper conductor structure contacts<br/>22               the metal plating layer of the lower conductor structure.</p> |  |

| Claim 27 (Showing Amendments that should have been Made)   |  |
|--|--|
| <p>1        27. A method of fabricating a semiconductor device,<br/>2        comprising the steps of:</p> <p>3                providing a substrate having a doped<br/>4                semiconductor region, a gate wiring, a lower conductor<br/>5                structure <u>which includes a metal plating layer</u>, and an insulating layer overlying said lower<br/>6                structure, <u>and contacting the metal plating layer</u> and having at least one through opening<br/>7                extending to said lower conductor structure; and</p> <p>8                forming an upper conductor structure on the<br/>9                insulating layer and causing the upper conductor<br/>10               structure to be connected to the lower conductor<br/>11               structure via the through opening;</p> <p>12               wherein said step of forming an upper conductor<br/>13               structure is carried out by:</p> <p>14               forming at least one layer of a metal, a</p> |  |

15 metal silicide, a metal nitride, a metal carbide, or a  
16 conductive oxide film;  
17 performing a plating operation in order to  
18 form a metal plating layer on the at least one layer, so  
19 that the metal plating layer adheres to the at least one  
20 layer; and  
21 after said step of performing a plating  
22 operation, performing a thermal treatment in order to  
23 diffuse material from the plating layer into the at least  
24 one layer.

| <b>Issued Claim 2 (Showing Amendments that were actually Made)</b> |   |
|--|---|
| 1  | 3. A method of fabricating a semiconductor device,<br>2 comprising the steps of:<br>3 providing a substrate having a doped<br>4 semiconductor region, a gate wiring, a lower conductor<br>5 structure <u>which includes a metal plating layer</u> , and an insulating layer overlying said lower<br>6 structure <u>and contacting metal plating layer</u> and having at least one through opening<br>7 extending to said lower conductor structure; and<br>8 forming an upper conductor structure on the<br>9 insulating layer and causing the upper conductor<br>10 structure to be connected to the lower conductor<br>11 structure via the through opening;<br>12 wherein said step of forming an upper conductor<br>13 structure is carried out by:<br>14 forming at least one layer of a metal, a<br>15 metal silicide, a metal nitride, a metal carbide, or a<br>16 conductive oxide film;<br>17 performing a plating operation in order to<br>18 form a metal plating layer on the at least one layer, so<br>19 that the metal plating layer adheres to the at least one<br>20 layer; and<br>21 after said step of performing a plating<br>22 operation, performing a thermal treatment in order to<br>23 diffuse material from the plating layer into the at least<br>24 one layer. |

Thus, with respect to claim 1, the amendments on lines 5, 8 and 16 were correctly entered. In particular, the amendment to line 5 was in accordance with applicant's April 29 amendment and the amendments to lines 8 and 16 were in

accordance with the Examiner's April 16 amendment. However, the amendment to line 4, which should have been an insertion of "which includes a metal plating layer", in accordance with the Examiner's April 16 amendment, instead is "and contacting the metal plating layer". Moreover, the phrase is inserted following a comma, rather than directly after the word "structure" as directed by the Examiner's amendment. Finally, applicant has also noted that a comma was incorrectly inserted following the word "region" in line 3.

With respect to claim 2, line 5 was correctly amended in accordance with the Examiner's April 16 amendment. However, the amendment to line 6 should have been an insertion of ", and contacting the metal plating layer" in accordance with applicant's April 29 amendment, as was done in line 5 of claim 1. Instead, the phrase "and contacting metal plating layer" was erroneously inserted from the Examiner's April 16 amendment. This phrase lacks proper antecedent basis for "metal plating layer" and was modified by applicant's April 29 amendment.

In view of the above, the following corrections to claims 1 and 2 are necessary to effect the amendments that should have been made and that are clearly disclosed and present in the records of the office. Since the corrections are being made to the issued patent, the claims are set forth below using the line divisions and line numbering from the issued patent:

| CORRECTIONS TO ISSUED CLAIM 1 |  |
|-------------------------------|--|
| 1                             | 1. A method of fabricating a semiconductor device,                                 |
| 2                             | comprising the steps of:   |
| 3                             | providing a substrate having a doped semiconductor                                 |
| 4                             | region[[,]] and a gate wiring, forming a lower conduc-                             |
| 5                             | tor structure, <del>and contacting the</del> <u>which includes</u> a metal plating |
| 6                             | layer, and forming an insulating layer overlying                                   |
| 7                             | said lower structure, and contacting the metal plat-                               |
| 8                             | ing layer and having at least one through opening                                  |
| 9                             | extending to said lower conductor structure; and                                   |
| 10                            | forming an upper conductor structure which also                                    |
| 11                            | includes a metal plating layer on the insulating                                   |
| 12                            | layer and causing the upper conductor structure to                                 |
| 13                            | be connected to the lower conductor structure via                                  |
| 14                            | the through opening;   |
| 15                            | wherein each said step of forming a conductor struc-                               |
| 16                            | ture is carried out by:  |
| 17                            | forming at least one layer of a metal, a metal sili-                               |

|    |  |
|----|--|
| 18 | cide, a metal nitride, a metal carbide, or a con-    |
| 19 | ductive oxide film; and                              |
| 20 | performing a plating operation in order to form the  |
| 21 | metal plating layer on the at least one layer, so    |
| 22 | that the metal plating layer adheres to the at least |
| 23 | one layer; and                                       |
| 24 | wherein said steps of forming a lower conductor      |
| 25 | structure and an upper conductor structure are       |
| 26 | carried out so that the at least one layer of the    |
| 27 | upper conductor structure contacts the metal         |
| 28 | plating layer of the lower conductor structure.      |

| CORRECTIONS TO ISSUED CLAIM 2 |   |
|-------------------------------|---|
| 1                             | 2. A method of fabricating a semiconductor device,<br>comprising the steps of:<br>3       providing a substrate having a doped semiconductor<br>4       region, a gate wiring, a lower conductor structure<br>5       which includes a metal plating layer, and an insu-<br>6       lating layer overlying said lower structure, and<br>7       contacting <u>the</u> metal plating layer and having at least<br>8       one through opening extending to said lower con-<br>9       ductor structure; and<br>10      forming an upper conductor structure on the insulat-<br>11      ing layer and causing the upper conductor struc-<br>12      ture to be connected to the lower conductor struc-<br>13      ture via the through opening;<br>14      wherein said step of forming an upper conductor<br>15      structure is carried out by:<br>16        forming at least one layer of a metal, a metal sili-<br>17        cide, a metal nitride, a metal carbide, or a con-<br>18        ductive oxide film;<br>19        performing a plating operation in order to form a<br>20        metal plating layer on the at least one layer, so<br>21        that the metal plating layer adheres to the at least<br>22        one layer; and<br>23        after said step of performing a plating operation,<br>24        performing a thermal treatment in order to dif-<br>25        fuse material from the plating layer into the at<br>26        least one layer. |

Thus, the following corrections are necessary and are set forth in the attached Certificate of Correction form PTO/SB/44:

Claim 1, line 4, delete --,-- (comma) following "region".

Claim 1, line 5, replace ", and contacting the" with --which includes a--.

Claim 1, line 6, insert --,-- (comma) after the first occurrence of "layer".

Claim 2, line 6, insert --,-- (comma) after "structure".

Claim 2, line 7, insert --the-- following "contacting".

**Conclusion**

Applicant has established that these errors were incurred through the fault of the office and are clearly disclosed in the records of the office. Moreover, the enclosed documentation (Exhibits A-F) unequivocally supports the patentee's assertions. Accordingly, a Certificate of Correction should be expeditiously issued.

Since this Certificate of Correction is necessitated by a Patent Office error, no fee is required. However, if a fee is required, please charge it to our Deposit Account No. 50-1314.

Respectfully submitted,

HOGAN & HARTSON L.L.P.

By: 

Troy M. Schmelzer  
Registration No. 36,667  
Attorney for Applicant(s)

Date: July 28, 2006

500 South Grand Avenue, Suite 1900  
Los Angeles, California 90071  
Phone: 213-337-6700  
Fax: 213-337-6701

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

(Also Form PTO-1050)

## UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO : 5,342,806

DATED : August 30, 1994

INVENTOR(S): Michio ASAHIWA

It is certified that error appears in the above-identified patent and that said Letters Patent are hereby corrected as shown below:

Claim 1, line 4, delete --,-- (comma) following "region".

Claim 1, line 5, replace "and contacting the" with --which includes a--.

Claim 1, line 6, insert --,-- (comma) after the first occurrence of "layer".

Claim 2, line 6, insert --,-- (comma) after "structure".

Claim 2, line 7, insert --the-- following "contacting".

MAILING ADDRESS OF SENDER: Troy M. Schmelzer, Reg. No. 36,667  
Hogan & Hartson LLP  
500 S. Grand Ave., Suite 1900  
Los Angeles, CA 90071

PATENT NO. 5,342,806

No. of additional copies

→ 1

Burden Hour Statement: This form is estimated to take 1.0 hour to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

AUG 04 2006